35.7-23 VD

AU 254



(54) MANUFACTURE OF FIELD EFFECT TRANSISTOR _(19) JP

(11) Kokai No. 54-885

(43) 1.6.1979 (22) 6.3.1977 (21) Appl. No. 52-65943

(71) NIPPON DENKI K.K. (72) KIYOSHI SAKAI

(52) JPC: 99(5)E3

(51) Int. Cl². H01L29/78,H01L29/06

"JRPOSE: To increase the dielectric strength as well as the power gain and also to enhance the high frequency properties, by forming the N-type layer on the Ntype semiconductor substrate to provide P-type region there and installing gate insulator film at the center part of the ring-like P-type region after forming P N-type region in the P-type region.

CONSTITUTION: N-type layer 42 is formed on N-type Si substrate 41 through the diffusion, ion injection, epitaxial growth and other methods, and P-type circular gate region 43 entering up to substrate 41 is formed there through diffusion and other methods. Then N-type source region 44 is formed through diffusion within egion 43. In this case, the difference of the depth is controlled to one to several Im between region 44 and 43 which will be the channel length. After this, gate in-Isulator film 45 is formed covering over the inside regions opposing each other in il region 43. Then first gate electrode 46 is attached on film 45; source electrode 47 is attached on region 44; second gate electrode 48 is attached on the region outside region 43; and drain electrode 49 is attached on the rear surface of substrate 41 respectively.

19日本国特許庁

00特計出願公開

公開特許公報

昭54—885

Mnt. Cl.2 H 01 L 29/78 H 01 L 29/06 識別記号

99(5) E 3

②日本分類 庁内整理番号 6603-5F 7514-5F

63公開 昭和54年(1979)1月6日

発明の数 1 審査請求 未請求

(全 4 頁)

匈電界効果トランジスタの製造方法

願 昭52-65943

22出 昭52(1977)6月3日

2)特

72発 明 者 酒井潔 東京都港区芝五丁目33番1号

日本電気株式会社内

⑪出 願 人 日本電気株式会社

東京都港区芝五丁目33番1号

個代 理 人 弁理士 内原晋

発明の名称

効果トランジスタの製造方法

2. 存薪請求の範囲

- 第電型半導体基板上に該半導体基板より低抵 導電型不純物層を形成する工程と、該一導 常型系統物層を貫通し、互いに所定の間隔を有し て郊園する部分を含む他の導電型の第1の領域を 形成する工程と、該第1の領域前配一導電型の第 2の領域を形成する工程と、前記半導体基板と前 記第2の領域との間に存在する前記第1の領域と 前記対向する部分を含む領域の表面上に形成され たゲート絶録物層を形成する工程と、該ゲート絶 最物層上に第1ゲート電極を前記半導体基板にド レイン電極を、前配第1の領域に第2ゲート電極 を、前記第2の領域にソース電極を形成する工程 を含むことを特徴とする電界効果トランジスタの 製造方法。

3. 発明の詳細な説明

本発明は電界効果トランジスタの製造方法に関 する。

電界効果トランジスタは本質的に周波数特性に 秀れ、更に熟的にも安定であることから高周波高 出力用途として秀れた利点を有している。

高周波高出力用途に適した電界効果トランジス タの一例として第1図に示した構造が考えられて いる。N型の半導体基板11内に取状のP型領域 12とさらにその内に形成された環状のN+ 型領 域13を有し、とのN+型領域13内の半導体基 板11上にゲート酸化験14とその上の第1ゲー 千 電極17とを備え、半導体基板11の裏面には ドレイン電極15を有し、P型領域12には第2 グート電極18をまたN+ 領域13にはソース電 種16を有するものである。本標造による能界効 果トランジスタの動作は等価的に第2図に示した 如く、N+ 型領域13をソースとし第1ゲート電 櫃17をゲートとしN- 型半導体基板11の表面 をドレインとするMOS型電界効果トランジスタ

10

15

20

100と、半導体基板 110 N+ 型領域 13 に囲まれた表面をソースとしP型領域 12 をゲートとし半導体基板 11 の他の裏面をドレインとする接合型電界効果トランジスタ 200 との組み合せたものになる。チャンネル長は MOS型電界効果トランジスタ 100 によって短かく規定されるので高風破特性が優れ、高風波用途に適して かり、接合型電界効果トランジスタ 200 によって高い耐圧が得られるので高耐圧高出力用途に適している。

このような構成の他の利点は第1に帰還容量(第2図のドレイン15及び第1ゲート17間の符 電容量)を非常に小さく出来ることが挙げられる 更に第2に電界効果トランジスタに印加可能を最 大電圧は主に接合型電界効果トランジスタ200 で決定されるため、一般のMOS型電界効果トランジスタに比し極めて高耐圧高出力動作が可能と なる。しかしながら、耐圧は第1 図のドレイン 領域である半導体基板11と第2ケート電極でき で終定される。更に他力利得はMOS型電界効果

れますであり、製造上非常な困難を併なりもので 正式

Im

アイランド領域19を高速度にするとアイランド領域19を高速度合型電界効果、下旬域19の深さが深くなり接合型電界効果シンスメ200のチャンキル抵抗が安とが変が、一点の大力をでは、大力に対して、強音が大きくなる等電気の特性があり、変が大きくなる等電気の特性があり、強音が大きくなる等電気の特性を損なってしまり。

本発明は高耐圧で電力利得が大きくかつ高周波 特性の優れた電界効果トランジスタを得る製造工 程を提供するものである。

具体的にはN-型基板表面にあらかじめN型層を形成する工程を経た後P型領域を環状に形成しならにそのP型領域中にN型領域を形成し、環状のP型領域のN型領域よりも内部の領域上にゲー

トランジスタド等 0 のドレイン領域であり、かつ 接合型電界効果トランジスタ200のソース領域 である半導体基板11のP型領域12に囲まれた 領域での内部抵抗で制約される。従って高耐圧化 のために半導体基板の不納物濃度を下げると電力 利得が減少し、反対に高利得化のために半導体基 板の不純物濃度を上げると耐圧が低下するという 間額が生じる。

ト絶縁膜を形成し、しかるはソース・ドレイン・第1ゲート・第2ゲートの各質値を形成するものである。との場合P型領域とN型領域とのP-N接合の逆針圧はP型領域とN型領域とのP-N接合の逆針圧で決定されるため、逆針圧の低等当にで決定されるため、逆針圧の低等当にではなので、N型領域の不純物濃度を適当にで10¹⁴~10¹⁶ / / / / / / / / 程度)選択することが可能である、あるいは環状P型領域P部のN型アイラを化物に変質せしめることにより逆針圧の低下を回避することが容易に可能である。

N型領土の製造工程はN-基板上に不純物の気相拡散、固相拡散、イオン打込、あるいはN型層の気相成長等の種々のプロセスを用いることが可能であり値めて広い範囲のN型層の不純物強度、厚さ等を選択可能である。

以上の結果、得られた素子は前に述べた如く、 十分な耐圧を有し、更に内部抵抗が減少しその結 果大電流動作が可能で大きな電力利得を得ること ができ高周波高出力用途として大巾に改善された

開昭54-885(マ

特性が得られるも

次に具体的な実施例で工程を至って第4 - (a) ~ (c)を参照して説明する。

現4ー(A)図は生存体をあり、ととでは
数Ω~数+Ω程度のは近率をあるNー型シリコン
多板である。干存体基板41 には基板41より低い抵抗率(数百 B Ω~級+Ω)のN型領域42がその厚さは1ABから数+AB 程度に形成されている。領域42の形成方法は不純物気相拡散国相拡散イオン打込、エビタキシャル成長等によるものでありそのプロセスの詳細は既知のものとし省略する。

第4図(D)に示す如く、半導体基板41及びN型領域42上には第2のゲート領域となる環状のP型領域43を不純物拡散あるいはイオン打込み等により選択的に形成される。このP型領域43の拡散層の深さは1mm~十数 mm 租度が望ましく、N型領域42よりも深く形成される。

と とろで第4回(B) に示すよりな構造は全体の大きさが極小であることから第2のゲート 電極 400 型質域 43上に設置することが実際上の

で形成する第4回の工程の前に同して 変形成する第4回の工程の前に同して 変形成する第4回の工程の前に同して をかじめP型領域43′上に第2のゲートを を設置するようにしている。又、ドイン 抵抗を減少せしめるために基板1 層52上にN⁻型層51を形成した 型層52にドレイン電板49をN⁻型

なか、実施例ではN型テャンネルの場合をついて説明してきたが、Pテャンネルの場合も同様に実施しつるととは明らかであり、この場合半導体の電導型は全て反対のものが用いられる。またP型領域44は望ましくは丸い環状

N型暦42を形成することが良い。

第4図(OTはP型数43の5、互いに対向している部分質の配数上化ゲート絶数膜となる絶数物層45を形成した工程の図である。絶数物層45の厚さは数百Å~数千Åに形成される。

次に第4回(のに示す事人、N型領域44上にはソース電極46、絶数物層45上には第1のゲート電極47を設置し、更にP型領域43上には第2のゲート電極48を半導体基板41の下部面にはドレイン電極49を設置している。電極材料としてはアルミニタム、金等が使用されるが、特に第1のゲート電極47にはシリコン等の半導体、新1のゲート電極47にはシリコン等の半導体、新1のゲート電極47にはシリコン等の半導体、新1のゲート電極47にはシリコン等の半導体、新1のゲート電極47にはシリコン等の半導体、新1のゲート電極47にはシリコン等の半導体、

製しのような製造は、一般的に、シリコン基板

に形成されるが他の形状の環状でもよく、また対向する2つの領域に形成し、外部配線でとれらを 毎状したもので同様の効果が期待される。


以上、設明してきたように本発明によれば高周 の概等性がより改善され、しかも高耐圧で高出力用 効果にシンスタ が最上である。

- 図面の商単な説明

対果トランシスタ

第1図は従来の高周被萬出力用の電野の一所の 海面図、点2図は第1図で示す来子の電気的等価 四略、第3図は使来の個の例を示す町面図、第4 図(B)~(B)は第3図の実施例の各工程にかける町面 図、第5図は第4図(B)を一部変更した一実施例の 町面図である。

15-19 ……ドレインは後、17,46 ……第1 グート電極、18,48 ……第2ゲート電極、16、 47……ソース電極、11,41 ……半海体基板、 12,43,43′……P型領域、13,44 ……N型 領域、14,45 ……ゲート絶紋膜、42……N型 層、19……アイランド領域。 8 3:46;



54-885

aid Open Patent Specification No. 885/79

aid Open Date: January 6, 1979

Patent Application No.65943/77

Patent Application Date: July 3, 1977

Inventor: Kiyoshi SAKAI

Applicant: Nippon Denki Kabushiki Kaisha

Title of the Invention: Methods of Manufacturing Field Effect Transistors

Score of the Patent Claim:

method of manufacturing a field effect transistor, characterized by the steps of:

type semiconductor substrate, said impurity layer being less resistive than said substrate;

forming a first region of the other condictivity type which passes through said one condictivity type impurity layer and includes portions provided opposite to each other with a predetermined space therebetween;

forming a one conductivity type second region on said first region;

forming a gate insulating layer on the surface of said first region having opposing portions and provided between said semiconductor substrate

and a second region; and

Date

forming a first gate electrode, a second electrode and a source electrode respectively on said gate insulating layer, said semiconductor substrate, and said second region.

3. Detailed Description of the Invention:

The present invention relates to a method of manufacturing a field offect transistor.

Since the field effect transistor is superior in its frequency charactecistic and is thermally stable, it has excellent advantages for use in high
frequency and high cutput applications.

As an example suitable for use in the high frequency and high output clications, a structure shown in Fig. 1 is proposed, in which an N type semiconductor substrate 11 includes an annular P type region 12 and an annular type region 13 which is formed within the region 12. A gate oxide film 14 and a first gate electrode 17 which is accumulated thereon are formed on a surface portion of said semiconductor substrate 11 within said N type region 13. A drain electrode 15 is provided on the back face of the semiconductor substrate 11, a second gate electrode 18 is provided on the P type region 12 and a source electrode 16 is provided on the N type region 13. The field

)S type field effect transistor 100 in which \mathcal{H}_4 N $^+$ type region 13 acts as

source, Sifirst gate electrode 17, as a gate, and the surface of AL N type remiconductor substrate 11, as a drain and a junction type field effect transistor 200 in which a surface portion of AL semiconductor substrate 11 which is surrounded by AL N type region 13 acts as a source, AL P type region 12, as a gate, and the back face of the semiconductor substrate 11, as a drain as shown in Fig. 2. The channel length is defined short by the MOS type field effect transsitor 100, which makes it suitable for use in high frequency applications and the junction type field effect transistor provides a high pressure tightness, which makes it suitable for use in high pressure-tight high output applications.

Other advantages of this structure lie in that a feedback capacity(
electrostatic capacity between the drain 15 and the first gate 17 in Fig. 2)
can be extremely reduced and that — the maximum voltage applicable to
the field effect transistor is mainly determined by the junction type
fieled effect transistor 200, which permits higher pressure tightness and
higher output operation than would be provided by conventional MOS type
field effect transistors. However, the pressur tightness depends on the
tagnitude of an inverse pressure tightness at a P-N junction between the
memiconductor substrate 11 acting as the drain region and the P type region 12

acting as the second gate electrode.

In addition, power gain is restricted

of the semicondcutor substrate in which on an internal resistance in a region surrounded by the P type region 12 and acts as the drain region of the MOS type field effect transistor 100 and the source region of the junction type field effect transistor 200.

Such problems occur that Accordingly, decreasing the impurity concentration in the semicondcutor

postrate for rendering the structure highly pressur-tight reduces the power gain , while increasing the impurity concentration in the semiconductor to increase the gain substrate loweres the pressure tightness.

provided and filed a structure as shown in Fig. 3. That is, an impurity selectively is introduced into the region of the semicondcutor substrate 11 which is surrounded by the P type region 12 by heat diffusion or ion implantation to form an island region 19 which is of the same conductivity type as the semiconductor substrate 11 and has a high impurity concentration.

If the island region 19 is piled upon the P type region 12 to act as a second gate, it difficult to control the channel length of the MOS type

field effect transistor 100 and hence it difficult to control the high frequency characteristic. The length of the region surrounded by the p type region 12 is on the order of several µm or less, which makes it extremely difficult to manufacture the same.

In addition, if the island region 19 has a higher impurity concentration

although its depth becomes deeper and the channel resistance in the junction type field effect transistor is reduced, the impurity should be diffused at high temparature, so that such problems occur that the depth of the previously formed P type region 12 varies and hence a predetermined electric racteristic can not be obtained: Further, when the island region 19 is formed by ion implantation under a high voltage ,crystal defects occuring during this ion implantation are remarkably increased and the electric characteristic is lost, for example, noise is increased.

The present invention provides a method of manufacturing a field effect transistor having high pressure tightness and power gain, and an excellent high frequency characteristic.

The put it concretely, after forming an N type layer on the surface of an N type substrate, a P type region is annualrly formed on a negion is formed in the P type region, and a gate insulating film is formed on a region of the annular P type region which is situated inner than the N type region.—

Thereafter, source, drain, first gate and second gate electrodes are respecticely formed. In this case, since the reverse pressure tightness at a P-N junction between the P type region and the N type substrate is determined by the reverse pressure tightness at a P-N junction between the P type region and

type region, which caused a reduction in the

it is possible to properly select the impurity concentration in the N type region(on the order of 10^{14} to 10^{16} / cm³), or the reduction in the reverse pressure tightness can be readily avoided by selectively removing the N type region within the annular P type region except N type island region or changing it into an exide.

The N type region can be formed by various methods, such as phase diffusion of impurity into the N type substrate, solid phase diffusion, ion implantation, or vapor phase deposition of an N type layer, so that the impurity concentration in the N type layer and its thickness can be widely selected.

As has been emithioned above, the resultant element has a sufficient pressure tightness and a reduced internal resistance, which permits an operation with large current and hence provides higher power gain, so that extensively improved characteristic for use in the high frequency and high output applications is provided.

A concret embodiment of the present invention will be described with reference to Figs.4(a) to 4(e).

Fig.4(a) shows a semiconductor substrate 41 which is an N type silicon substrate having a resistivity on the order of several Ω to several tens Ω . On the semiconductor substrate 41, an N type region 42 of a resistivity lower

No.	6
0244	

(several hundred m Ω to several ten Ω) than that of the substrate 41 is formed to have a thickness from 1 μ m to several ten μ m. The region 42 can be formed by various methods, such as impurity phase diffusion, solid phasiffusion, ion implantation, epitaxial growth and the like, so that the descrition thereof is omitted.

As shown in Fig. 4(b), an annular P type region 43 which acts as a second gate region is selectively formed on the semiconductor substrate 41 and the North region 42 by impurity diffusion or ion implantation. The depth of a diffused layer in the P type region 43 is desirably 1 µm to ten and seve A m and deeper that that of the N type region 42.

is formed in Fig. 4(c), an N type region 44 to act as a source region is formed in the P type region 43 in a similar manner. The difference between the depth L_1 of the diffused layer in the P type region 43 and the depth L_2 of the diffused layer in the N type region 44 (L_1 - L_2) corresponds to the channel length of the MOS type field effect transistor 100 in Fig. 1 and it must be controlled to 1 μ m to several μ m or less.

Fig. 4(d) shows a step of forming an insulating layer 45 to act as a gat insulating film on opposed portions of the P type region 43. The insulating layer 45 is formed to have a thickness of several hundred A to several thousand A.

No.	П
*****	<u></u>

As shown in Fig. 4(e), source electrode 46, first gate electrode 47 and second gate electrode 48 are respectively formed on the N type region 44, insulating layer 45 and P type region 43. A drain electrode 49 is provided on the lower surface of the semiconductor substrate 41. Aluminum, gold and the are used as electrode materials. In particular, for the first gate electrode 47 semiconductor, such as silicon, or a metal of an excellent heat resisting ty, such as molybdenum is desirably used.

technique, so that a field effect transistor suitable of use in the high frequency and high output applications is provided.

The structure as shown in Fig. 4(e) is minute in size, so that

it is actually difficult to provide the second gate electrode 43 on the P type

region 43. Accordingly, in practice, as shown in Fig. 5, a P type region 43'

is previously formed in a position in contact with the P type region 43'

prior to the formation of the P type region 43 and the second gate electrode

As is provided on the region 43'. In addition, in order to reduce a resistanc in the drain region, a substrate in which an N type layer 51 is formed on

an E type layer 52 is used as the substrate 41 and the drain electrode 49

and the E type layer 42 are respectively formed on the N type layer 52 and

the MTtype layer 51.

Although the embodiment has been described with reference to the formation of the N type channel, it is apparent that the present invention is also applicable to the formation of the P type channel, in which case a semiconductor of a conductivity type opposite to that ad in the formation of the N type channel is used. Although the P type region 43 and the N type reion 44 are desirably formed into a round and annul shape, these regions can be formed into an annulus of other configurations in it he same effect is obtained even if these regions are formed opposite to each other and connected together by an external wiring.

the high frequency characteristic is further improved and a field effect transistor of a high pressure tightness and suitable for use in the high output application can be readily implemented.

4. Brief Description of the Drawings:

Fig. 1 is a sectional view of a conventional field effect transistor—
for use in the high frequency and high output application; Fig. 2 is a circui
which is electrically equivalent to that of the element shown in Fig. 1;
Fig. 3 is a sectional view of another conventional example; Figs. 4(a) to
4(e) respectively show sectional views in indivisual steps of an embodiment
in Fig. 3; and Fig. 5 is a sectional view of an alternative embodiment in

No.	9

Date

which the embodiment shown in Fig.4(e) is partially altered.

15,49... źrain electrode, 17,46... first gate electrode, 18,48... second zite electrode, 16,47... source electrode, 11,41... semiconductor substrate, 2,43,43!... P type region, 13,44... N type region, 14,45... gate insulating film, N type layer, 19... island region.

j